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Abstract 
Multi-level inverters have already established themselves in the Industry as an 
obvious choice for the high voltage and high power induction motor dnve systems The 
Inverter systems for high voltage levels can be easily built-up using the ex~sting switching 
devices of lower voltage ratings The multi-level inverters can greatly reduce the harmonic 
content in the output voltage waveforms, enabling them to be operated at much lesser 
frequencies, resulting Into much lesser sw~tching losses As the output cons~sts of multi- 
stepped waveforms of smaller amphtude, the resulting dv/dt at the motor inputs is less and 
the electromagnetic interference (EMI) caused by the switching IS considerably less The 
PWM inverters generate common mode voltages at the motor term~nals which are responsible 
for generation of leakage currents, due to the electrostatic couplings between stator w~ndlng 
to stator Iron frame and between the stator w~nding to the rotor Iron T h ~ s  leads to problems 
like shaft voltages, electro-discharge mach~n~ng (EDM) and premature beanng fa~lures 
Specla1 add~t~onal fittings like, Isolated bearings, shaft ground~ng brushes, etc have to be 
fitted with the basic inverter-motor dnve system to avoid beanng fallures This results in 
increased cost of the overall system, more mantenance and more downtime because of the 
falures caused by the additional fixtures The common mode voltages and thus its associated 
problems can be elirmnated from the multl-level inverter fed dnve systems w~th  appropnate 
inverter structures and PWM techniques 
In thls thesis investigahons on Qfferent multi-level structures and its PWM control is 
tamed out for Inverter fed induction motor dnves w~th  open-end winding structure The 
inverter structure for the present study is realised by cascad~ng two conventional two-level 
lnve*er configurations The induction motor dnve with open-end winding structure 1s 
obtalned by openlng the neutral-polnt of the conventional squlrrel cage induction motor and 
feeding it from both the ends 
A space vector PWM signal generation is proposed for a general n-level Inverter for 
the entire modulation range lncludlng over-modulation A simple way of adding a time offset 
to the inverter-gating signals to generate the SVPWM pattern, only from the sampled 
amplitudes of reference phase voltages IS lnvestlgated in thls work. The proposed SVPWM 
slgnal generatlon does not ~nvolve the checks for sector identificatlon, when compared to the 
conventional SVPWM scheme Also, the algorithm does not require any look-up table for 
switching vector determination Thus the scheme is computationally efficient as compared to 
the conventional multi-level SVPWM schemes, malung it supenor for real tlme 
implementat~on The expenmental verification of the proposed PWM scheme is camed out 
using a five-level Inverter configuration for the open-end winding induction motor dnve 
The SVPWM scheme, presented in the prevlous paragraph is further extended to 
i llneanze the voltage transfer charactenstlc, in the over-modulat~on reglon The reference 
signal to the PWM modulator IS pre-scaled in the over-modulation such that the fundamental 
component in the modified reference signal is same as that of the onginal reference signal 
Thus the relationsh~p between the fundamental component of the output voltage and 
modulation index is h e a r  for the entire modulation range The basic mathematical treatment 
IS first presented for two-level SVPWM slgnal generation and then it is extended to a general 
n-level SVPWM signal generation The present over-modulation scheme for any general n- 
level inverter structure is also based only on the sampled amplitudes of the reference phase 
voltages 
The suitability of the multi-level Inverters to suppress the common mode voltages in 
the machine phase voltages is well known In thls thesis, a common mode voltage ellminatlon 
scheme IS proposed for the five-level inverter fed open-end windlng induction motor dnve 
The five-level structure is reallsed by feeding the motor from both the ends by three level 
Inverters For the present study, each of the three-level Inverters IS realised by cascading two 
conventional two-level Inverters When only those Inverter voltage vectors of the five-level 
inverter configuration, which do not generate any common mode voltage in the Inverter pole 
voltages, are used for the inverter switching, the common mode voltage in the machlne phase 
voltage IS zero and the resultant voltage vectors are similar to a three-level Inverter So, both 
the three-level inverter structures can be fed from a common DC-Llnk wlthout causing any 
zero sequence currents As the common mode voltage In the pole voltages of the three-level 
inverters is zero, the poss~bil~ty of the electrostatic coupl~ng and associated problems are also 
absent in the proposed scheme 
Next, the poss~bility of higher level voltage space phasor generation from the same 
five-level Inverter structure for the open-end wlnding IM dnve IS investigated, uslng 
unsymmetncal voltages for the top and bottom DC-Links of the cascaded two-level inverters 
It has been shown that if the top and bottom DC-Links are in the ratio 2 1, the resultant space 
phasor generation is equivalent to a conventional seven-level NPC Inverter scheme The 
advantages and drawbacks of the resultant system are analysed and compared with the 
conventional seven-level inverter schemes The proposed inverter scheme requlres only four 
isolated power supplies when compared to the cascaded H-bndge configuration wlth 
asymmetric DC-Links, which requlres six power supplles The switching devices, In the two- 
level inverter with higher DC-Link voltage, switch less frequently than the swltchlng devlces 
In the inverter with the lower DC-Link This results in reduced switchlng loss as well as low 
dv/dt for the switchlng devices 
Further, the investigations on the common mode voltage ellminat~on IS analysed for 
the seven-level Inverter configuration descnbed in the previous paragraph It has been shown 
that the common mode voltages can be fully elimnated from the motor phase voltages and 
the inverters can be fed with only two-power supplies The resultant configurat~on 1s 
equivalent to a four-level inverter scheme with zero common mode voltages 1x1 the machlne 
phases The proposed four-level inverter scheme requires only two Isolated DC-L~nks as 
compared to the conventional diode-clamped four-level inverter scheme, which needs three 
~solated powei suppl~es The common mode voltage, at the pole voltages of the proposed 
four-level inverter, is significantly lower than that of the conventional four-level Inverter 
A closed loop capacitor voltage balancing scheme is proposed for three-level inverter 
fed open-end wlnding IM dnve with common mode voltage elimnation, which requires two 
Isolated power supplles It is possible to use a single front-end converter power supply and 
then use the capacitors to split the voltages for individual DC-Links But DC-Link mid-pomt 
voltage fluctuations are observed with such a scheme The Inverter voltage vectors of the 
proposed three-level configuration, have more redundant switching combinations The 
alternate use of proper switching combinations can be used to maintain the capacitor voltages 
in the balanced state The greater redundancy offered by the inverter voltage vectors makes 
the proposed three-level inverter fed open-end winding IM dnve ideal for DC-Link capacitor 
voItage balancing for the entire modulation range This makes ~t possible to use a single 
I 
power supply along wlth two capacitors for the proposed induction motor dnve Since the 
open-end winding structure IS used, the DC-Link requirement is half when compared to a 
slngle three-level inverter fed dnve system A s~mple hysteresis controller based closed loop 
voltage-balancing scheme is presented, which can balance the capacitor voltages under 
motonng as well as regenerative operating conditions 
All the investigations in this thesis have been simulated initially on MATLAB platform using 
STMULINK toolbox and then expenmentally venfied on a 1 5  kW open-end winding 
induction motor dnve Though the proposed inverter topologes and the PWM strategies are 
suggested for hlgh voltage and hlgh power IM dnve applications, due to laboratory 
constraints the expenmental results have been taken on a 1 5 kW prototype But all the 
proposed schemes are general in nature and can be easily implemented for high voltage high 
power applications with proper device ratings. 
